FBDVerifier: Interactive and Visual Analysis of Counter-example in Formal Verification of Function Block Diagram

Eunkyong Jee
Div. of Computer Science, Korea Advanced Institute of Science and Technology
Republic of Korea
Email: ekjee@dependable.kaist.ac.kr

Seungjae Jeon
Samsung Electronics Co. Ltd., Republic of Korea
Email: seungjae.jeon@samsung.com

Sungdeok Cha
Dept. of Computer Science and Engineering, Korea University
Republic of Korea
Email: scha@korea.ac.kr

Kwangyong Koh
Dept. of Nuclear and Quantum Engineering, Korea Advanced Institute of Science and Technology, Republic of Korea
Email: goeric1@kaist.ac.kr

Junbeom Yoo
Div. of Computer Science and Engineering, Konkuk University
Republic of Korea
Email: jbyoo@konkuk.ac.kr

Geeyong Park
I&C and Human Factors Center, Korea Atomic Energy Research Institute
Republic of Korea
Email: gypark@kaeri.re.kr

Poonghyun Seong
Dept. of Nuclear and Quantum Engineering, Korea Advanced Institute of Science and Technology, Republic of Korea
Email: phseong@kaist.ac.kr

Model checking is often applied to verify safety-critical software implemented in programmable logic controller (PLC) language such as a function block diagram (FBD). Counter-examples generated by a model checker are often too lengthy and complex to analyze. This paper describes the FBDVerifier which allows domain experts to perform automated model checking and intuitive visual analysis of counter-examples without having to know technical details on temporal logic or

1 Current address: Department of Computer and Information Science, University of Pennsylvania, 3330 Walnut Street, Philadelphia PA 19104.

Copyright© 2010, Australian Computer Society Inc. General permission to republish, but not for profit, all or part of this material is granted, provided that the JRPIT copyright notice is given and that reference is made to the publication, to its date of issue, and to the fact that reprinting privileges were granted by permission of the Australian Computer Society Inc.

Manuscript received: 8 October 2008
Communicating Editor: Chiou-Peng Lam
the model checker. Once the FBD program is automatically translated into a semantically equivalent Verilog model and model checking is performed using SMV, users can enter various expressions to investigate why verification of certain properties failed. When applied to FBD programs implementing a shutdown system for a nuclear power plant, domain engineers were able to perform effective FBD verification and detect logical errors in the FBD design.

**Keywords:** Function Block Diagram, Formal Verification, Counter-example Visualization, Verilog Translation, Programmable Logic Controller, Model Checking

**ACM Classification:** D.2.4 (Software/Program Verification – Model Checking), F.3.1 (Specifying and Verifying and Reasoning about Programs – Mechanical verification)

### 1. INTRODUCTION

Formal methods, especially model checking, are widely accepted as a useful technique when verifying behaviour of safety-critical embedded software. Such a trend is also true in the nuclear industry where Programmable Logic Controller (PLC) based software is increasingly replacing traditional analog systems (NRC, 1997). As an example, Korea Nuclear Instrumentation & Control System R&D Center (KNICS) has developed a reactor protection system (RPS) in Function Block Diagram (FBD) which is one of the widely used PLC programming languages defined in the IEC standard. Model checking has been applied to FBD design as a part of its safety assurance program.

When performing model checking, despite the advantage that the process is fully automated, one encounters the following challenges: (1) state explosion, and (2) counter-example analysis often requires tracking values of several hundred variables over several hundred or thousand steps (See Figure 6 for an example). Although efficient counter-example analysis has not received as much research attention as the state explosion problem, it is one of the most significant and practical obstacles that domain engineers face on real-world projects. In addition, temporal logic theory and notation often causes engineers to avoid using model checking techniques altogether.

For example, our target system, KNICS RPS, has a natural language specification ranging from 190 pages to 365 pages for three major subsystems. When FBD programs are translated into Synchronous Verilog (IEEE, 2003) model and model checking is performed using SMV, manual analysis of a counter-example often involved tracking of more than 100 independent integer variables, and it often took at least a half-day of engineer time to analyze each case. Considering that model checking of three subsystems generated over 100 counter-examples, it is apparent that manual analysis is simply impractical.

To cope with these problems, we developed a tool, the **FBDVerifier**, which allows an interactive and visual analysis of counter-examples generated by a model checker. The current prototype supports the automated conversion of FBDs into semantically equivalent Verilog models and analysis of SMV counter-examples. The **FBDVerifier** visualizes a counter-example generated by SMV in a timing graph manner which is familiar to nuclear engineers. Users can insert and monitor how values of various expressions change over time to identify causes of unsatisfied properties. The **FBDVerifier** allows domain experts to perform automated model checking and intuitive visual analysis of counter-examples without in-depth technical knowledge on model checking theory or the SMV model checker.

We verified the Advanced Power Reactor’s (APR-1400) RPS. With the **FBDVerifier** tool support, counter-example analysis became a more efficient and less complex task than before. Furthermore, nuclear engineers were able to complete the entire analysis without the help of formal methods experts and find logical errors hidden in the preliminary design.
FBDVerifier: Interactive and Visual Analysis of Counter-example in Formal Verification of Function Block Diagram

The remainder of the paper is organized as follows: Section 2 explains FBD, Verilog and SMV briefly. Section 3 describes the formal definition of FBD, translation rules from FBD into Verilog and the FBDVerifier. Section 4 presents a case study for a real industrial system. Section 5 presents related works, and we conclude this paper at Section 6.

2. BACKGROUND
PLC is an industrial computer system applied to a wide range of control systems. The main characteristic of a PLC program is its cyclic execution (Mader, 2000). The program reads inputs, computes new internal states, and updates outputs at each iteration of the permanent loop.

FBD is one of the standard PLC programming languages (IEC61131, 1993). FBD is widely used because of its graphical notations and usefulness in implementing applications where a high degree of data flow exists among components. FBD defines system behaviour in terms of flow of signals among function blocks. A collection of function blocks is wired together in the manner of a circuit diagram.

Figure 1 shows an example FBD which is a small part of the FBD program for the RPS. Output variables are calculated by sequential combinations of the function or function block operations. The output variable TRIP_LOGIC is set to true when the processing value PV_OUT exceeds the set-point TSP continuously for more than the specified duration, K_DELAY. The TRIP_LOGIC output takes part in the shutdown logic of a nuclear reactor.

![Diagram](image-url)

Figure 1: An example FBD: a part of FIX_RISING module of a reactor protection system
An FBD program consists of functions and function blocks. Functions (e.g., GE, AND and SEL blocks in Figure 1) do not have internal states while function blocks (e.g., TON in Figure 1) store values in internal and output variables (Lewis, 1998).

Verilog (IEEE, 2003) is one of the most popular Hardware Description Languages (HDL) used by integrated circuit (IC) designers. In order to verify FBD programs, we chose Verilog as a verification language because the semantics of FBD is similar to that of Verilog. Another reason is that Verilog models can be used for equivalence checking as well as model checking. In this paper, we focus only on model checking of FBD programs and visual analysis of counter-examples. (See Yoo (2005) for a discussion on equivalence checking technique.)

Model checking is a technique to prove whether a system satisfies certain properties or not. We chose Cadence SMV (SMV, 2008) as a model checker to verify Verilog models generated from FBD programs. Other Verilog model checkers can also be used. Cadence SMV can verify a model programmed by Synchronous Verilog (SV) (Chou, 1997) as well as SMV input language. SV is a subset of Verilog language.

3. FBD VERIFICATION THROUGH VERILOG TRANSLATION

In order to verify FBD, we must first translate the FBD program into a semantically equivalent Verilog model. We define the function block and the function block diagram formally based on ideas discussed in Yoo (2005). Next, we discuss what it means for a FBD to be well-formed. The third subsection shows the translation steps and rules using the example. The last subsection describes the FBDVerifier’s features for automatic translation and visual counter-example analysis.

3.1 Formal Definition of FBD

An FBD program is a network of function blocks. Each function block is considered as an instance of a function block type.

Definition 1. (Function Block Type) Function block type is defined as a tuple \(<\text{Type\_name}, \text{IP}, \text{OP}, \text{BD}>\), where

- Type\_name: a name of function block type
- IP: a set of input ports, \(\{\text{IP}_1, \ldots, \text{IP}_M\}\)
- OP: a set of output ports, \(\{\text{OP}_1, \ldots, \text{OP}_N\}\)
- BD: behaviour description, as functions for each OP,
  \(\text{BD}_{\text{OP}_n} : (\text{IP}_1, \ldots, \text{IP}_M) \rightarrow \text{OP}_n, 1 \leq n \leq N\)

Input port (IP) and output port (OP) are official terms used in the IEC standard (IEC61131, 1993). In Figure 1, \(\text{add1}\) and \(\text{add2}\) are instance names of function block type \(\text{AND}\), and \(\text{sel1}-\text{sel4}\) are instance names of function block type \(\text{SEL}\). For a better understanding, we added instance names manually in the middle of each function block because pSET (PSET, 2008), the PLC editor, which we used, does not represent instance names of function blocks explicitly. We write \(\text{sel1}\_\text{G}\) to indicate the port named \(\text{G}\) of the \(\text{sel1}\) function instance. The behavioural description of the \(\text{add1}\) function instance is written as \(\text{add1}\_\text{BD}\_\text{OUT} (\text{add1}\_\text{IN1}, \text{add1}\_\text{IN2}) = \text{add1}\_\text{IN1} + \text{add1}\_\text{IN2}\).

Definition 2. (Function Block Diagram) FBD is defined as a tuple \(<\text{FBs}, \text{V}, \text{T}>\), where

- FBs: a set of function block instances
- V: a set of input and output variables of FBD, \(V = V_I \cup V_O\)
  - V_I: a set of input variables into FBD
  - V_O: a set of output variables from FBD
FBDVerifier: Interactive and Visual Analysis of Counter-example in Formal Verification of Function Block Diagram

Figure 2: A formal definition of the FBD program in Figure 1

\[ < FBs, V, T > \]
\[ FBs = \{ ge1, and1, ton1, sel1, ..., add1, sel4 \} \]
\[ V_I = \{ PV\_OUT, TSP, TRIP\_LOGIC, K\_DELAY, HYS, TRIP\_LOGIC\_1, TSP\_1 \} \]
\[ V_O = \{ IN\_TIME, TRIP\_LOGIC\_1, TSP\_1, TRIP\_LOGIC, TSP \} \]
\[ T = \{ (PV\_OUT, ge1.IN1), (TSP, ge1.IN2), (ge1.OUT, and1.IN1), (¬TRIP\_LOGIC, and1.IN2), (and1.OUT, ton1.IN), (K\_DELAY, ton1.PT), ..., (and2.OUT, sel4.G), (TSP\_1, sel4.IN1), (add1.OUT, sel4.IN2), (sel4.OUT, TSP) \} \]

3.2 Well-formed FBD
We assume that the FBDs to be verified are well-formed. Informal description for the well-formed FBD is stated in IEC 61131-3, but it does not necessarily mean that FBD design is logically correct. A well-formed FBD must satisfy the following criteria:

Output variables are not overwritten
• Every output variable must have a unique name so that its value can be assigned only once in each cycle.

Each function block is evaluated in specific and predetermined order
• Output variables are evaluated in predetermined order chosen based on data and control dependency. For the ordered set of output variables \( V_O = \{ v_{01}, ..., v_{0N} \} \), computation starts from \( v_{01} \) and ends at \( v_{0N} \) within a cycle.
All input ports and output ports are connected to a variable or suitable port

- Every output port is connected to a variable or an input port.
  \[ \forall p_o; p_o \in fb.OP, fb \in FBs \Rightarrow ( \exists v \in V \land ( p_o, v ) \in T ) \text{ or } ( \exists p_i; p_i \in FB.IP \land ( p_i, p_o ) \in T ) \]

- Every input port is connected by a variable or an output port.
  \[ \forall p_i; p_i \in fb.IP, fb \in FBs \Rightarrow ( \exists v \in V \land ( v, p_i ) \in T ) \text{ or } ( \exists p_o; p_o \in FB.OP \land ( p_i, p_o ) \in T ) \]

FBD is type safe

- \( \forall (x, y) \in T, x \) and \( y \) should have the same data type. FBD data types are defined in the standard.

Basically, if an FBD program is not well-formed, it cannot be translated into a semantic-preserving Verilog model automatically. The FBDVerifier provides some assistant functions to support FBD programs which are not well-formed. If an FBD development tool allows overwriting of output variables, the FBDVerifier automatically changes output variables to unique names. If an execution order is not explicitly specified, the FBDVerifier calculates the execution order of each block automatically according to the general rules included in the IEC standard. Most PLC editors check unconnected wiring and unmatched types before compiling.

3.3 Translation Rules

Translation rules of a well-defined FBD into a Verilog model follow the template in Figure 3.

```
// Rule 1. Module declaration
module main (clk, [input_ports], [output_ports]);

// Rule 2. Variable type and size decision for each variable \( v \in V \)
input | reg | wire | output [size(v) : 0] v;

// Rule 3. Initialization of each reg variable \( v_{reg} \)
initial begin
  v_{reg} = [initial_value_of_{v_{reg}}];
end

// Rule 4. Output assignment for each wire and output variable \( v \in V_O \in V_W \)
assign v = f(v);

// Rule 5. Declaration of other module instances
MODULE1 module1_instance_name(clk, [input_ports], [output_ports]);

// Rule 6. Stored value assignment for each reg variable \( v_{reg} \)
always @ (posedge clk) begin
  v_{reg} = [stored_value];
end

// Rule 7. Insertion of properties
always begin
  {if [condition]} assert [label]: [assertion];
end
endmodule
module MODULE1 (clk, [input_ports], [output_ports]);
...
endmodule
```

Figure 3: Verilog model generation template
Rule 1. Module declaration
A module is the principal design entry in Verilog. The first line of a module declaration specifies the module name and list of input/output ports.

Rule 2. Variable type and size decision
All variables are declared with their type, bit size, and name in Rule 2. Each variable in the FBD is mapped to one of the Verilog variable types; input, reg, wire and output. Variable type detection can be automated by analyzing the usage of variables in the target FBD.

Non-Boolean values are represented as bit vectors in Synchronous Verilog accepted by SMV. Determining the number of bits (e.g., range) to be allocated for a variable is a crucial choice to be made based on domain knowledge. If it is too large, model checking may fail due to the state explosion problem while attempting to exhaustively search all reachable states. If it is too small, incomplete state analysis will be performed and incorrect results returned. Such an error is especially critical if the model checker finds the properties to be true. While the bit size of the input and reg variables should be given by a user, the bit size of the wire and output variables can be computed with connected variables and function blocks automatically.

Rule 3. Initialization of reg variables
The reg variables are initialized in Rule 3. Usually initial values of reg variables are specified in the FBD program. If not, they are determined by a user or assigned default values.

Rule 4. Output assignment for each wire and output variable
In Rule 4, the target FBD represented by a set of connected function blocks is translated into assignment statements from top to bottom in accordance with the execution order of the FBD. While a function which does not have internal state is mapped into a Verilog operator, a function block which stores the internal state is mapped into a Verilog module.

The assignment expression for an output variable \( v \) has the same form as \( f(v) \) in definition 3. We defined and implemented an evaluation function for each output variable of all functions and function blocks of IEC 61131-3 except numerical functions, because numerical functions such as SIN and LOG cannot be handled properly by an SMV model checker.

Rule 5. Declaration of other module instances
A user-defined function or function block can be defined in PLC programming. When an FBD program has a hierarchical structure with user-defined blocks, corresponding a Verilog model, it also consists of a hierarchy of modules. In Rule 5, instances of other modules are declared. Other modules are declared outside the main module.

Rule 6. Stored value assignment for reg variables
The stored values are assigned to the reg variables in Rule 5. \( @(\text{posedge clk}) \) means the positive edge of the clock signal, i.e., the beginnings of each cycle. As the updated value of a reg variable becomes available at the next time unit, the new value is read at the next cycle (McMillan, 2001).

Rule 7. Insertion of properties
The template \texttt{always begin – end} is generated automatically and properties are embedded by a user after automatic generation of a Verilog model.

Verilog model generation example
Figure 4 shows a Verilog model generated from the FIX_RISING FBD module in Figure 1. To translate the FIX_RISING program into a Verilog model, we detect the variable type first. As HYS,
module main (clk, HYS, K_DELAY, PV_OUT, TRIP_TIMER__ET, TRIP_TIMER__Q);

input clk;
input [1:0] HYS;
input [4:0] K_DELAY;
input0 [7:0] PV_OUT;
reg TRIP_LOGIC;
input TRIP_TIMER__ET;
input TRIP_TIMER__Q;
reg [7:0] TSP;
wire TRIP_TIMER__IN;
wire [4:0] TRIP_TIMER__PT;
wire IN_TIME;
wire TRIP_LOGIC_1;
wire [7:0] TSP_1;
wire TRIP_LOGIC_out;
wire [8:0] TSP_out;

//constants
assign HYS = 1;
assign K_DELAY = 10;

initial begin
TRIP_LOGIC <= 0;
TSP <= 90;
end

assign TRIP_TIMER__IN = ((PV_OUT >= TSP) && ! TRIP_LOGIC); //-- ton1, and1, ge1
assign TRIP_TIMER__PT = K_DELAY; //-- ton1
assign IN_TIME = TRIP_TIMER__ET; //-- ton1
assign TRIP_LOGIC_1 = (TRIP_TIMER__Q ? TRIP_LOGIC); //-- sel1
assign TSP_1 = (TRIP_TIMER__Q ? (TSP - HYS) : TSP); //-- sub1, sel2
assign TRIP_LOGIC_out = (((PV_OUT =< TSP_1) && TRIP_LOGIC_1) ? 0 : TRIP_LOGIC_1); //-- sel3, add1, and2, le1
assign TSP_out = (((PV_OUT =< TSP_1) && TRIP_LOGIC_1) ? (TSP_1 + HYS) : TSP_1); //-- sel4, add1, and2, le1

TON TRIP_TIMER(.clk(clk), .IN(TRIP_TIMER__IN), .PT(TRIP_TIMER__PT), .Q(TRIP_TIMER__Q), .ET(TRIP_TIMER__ET)); //-- ton1
always @(posedge clk) begin
TRIP_LOGIC <= TRIP_LOGIC_out;
TSP <= TSP_out;
end
always begin
PV_OUT and K_DELAY appear only in the input variable set \( V_i \), they have input type. TRIP_LOGIC, and TSP are reg type variables whose values are stored and used at the next cycle. TSP_1 and TRIP_LOGIC_1 appear in both the input and output variable sets. Their values are assigned in wires and become inputs to evaluate other variables, but they are not stored for the next cycle, i.e., wire type. TRIP_TIMER__ET, TRIP_TIMER__Q, TRIP_TIMER__IN and TRIP_TIMER__PT are variables related to the TON timer function block with the instance name TRIP_TIMER. For the input and output ports of a function block, wire and input type variables are declared. They are used to connect the main module with a separate function block module, as shown in line 37.

System specification states that HYS and K_DELAY have constant values and TRIP_LOGIC and TSP have specific initial values; they are coded in lines 21 through 27. In lines 29 through 35, each wire and output variable is assigned by a specific expression according to Rule 4. After generation of a Verilog model from the FBD program, properties are embedded using if and assert structures in lines 44 through 48.

### 3.4 FBDVerifier Tool

#### 3.4.1 Automatic Translation

We developed a tool, the FBDVerifier, to automate the FBD verification framework. Figure 5 is a screen dump of the FBDVerifier. It takes the LDA file format as input and converts it into a Verilog model automatically. The LDA format is used in pSET (PSET, 2008) which is the PLC software development environment used in the study. In the translation process, the FBDVerifier allows a user to choose the bit size and initial values of the variables. After the Verilog translation is completed, a user inserts properties to be verified into the Verilog model and executes the Cadence SMV with one click in the FBDVerifier. The left-side window of the FBDVerifier shows the FBD in textual format and the right-side window shows the translated Verilog model.
3.4.2 Counter-example Visualization

When a target FBD has a lot of variables and the properties do not hold, counter-examples are often lengthy and complex. It is difficult to analyze counter-examples only with the table-style trace view provided by the Cadence SMV. Figure 6 shows a counter-example for a sub module of the BP which contains about 1,000 rows of variables and more than 20 columns of steps.

To enhance the readability of a counter-example, we implemented a graphical display of a counter-example in the FBDVerifier. The FBDVerifier displays the counter-example generated by SMV in the form of a timing graph as shown in Figure 7. Variables are highlighted in different colours and shapes for effective visualization.

In order to aid effective counter-example analysis, the FBDVerifier enables users to insert user-defined expressions and monitor changes to their values. For example, in the FIX_RISING program, if domain engineers wish to know if and when the processing value (PV_OUT) meets or exceeds the trip set-point (TSP), an expression, PV_OUT >= TSP, can be typed in the counter-

Figure 5: A screen dump of the FBDVerifier
example view window. A corresponding timing graph is displayed at the bottom of the right window. It is important to note that expressions accepted by the FBDVerifier are at the problem domain (e.g., variables) rather than bit vectors processed by a model checker.

The FBDVerifier also provides several features to simplify counter-example analysis while not compromising accuracy. For example, variables with the same values through all steps are grouped in a timing graph. Users can choose which aspects of the timing graph are to be displayed (e.g., outputs only). Likewise, display of each graph can be turned on or off anytime. Domain experts find timing graphs intuitive and easy to analyze so that little training is necessary when using the tool. They also do not have to possess in-depth technical knowledge on temporal logic or model checkers.

4. CASE STUDY
4.1 Target System
We have applied the proposed technique to the APR-1400 Reactor Protection System (RPS) (RPSSDS, 2006) which consists of a Bistable Processor (BP), a Coincidence Processor (CP), an
Automatic Test and an Interface Processor (ATIP) and a Cabinet Operation Module (COM) subsystem. BP, CP and ATIP subsystems are safety-critical systems while COM is safety-related. The regulatory organization requires safety-critical systems be formally verified as a part of its safety assurance program.

Table 1 shows relevant statistics on the RPS. The software design specification document for the RPS has approximately 700 pages and the FBD program for the RPS is composed of approximately 20,000 function blocks and 9,000 variables. The Verilog model generated from the FBD for the RPS consists of more than 14,000 lines.

<table>
<thead>
<tr>
<th>RPS subsystems</th>
<th>#pages of natural lang. spec.</th>
<th>#function blocks</th>
<th>#variables</th>
<th>#lines of Verilog model</th>
</tr>
</thead>
<tbody>
<tr>
<td>BP</td>
<td>190</td>
<td>1,335</td>
<td>1,038</td>
<td>7,862</td>
</tr>
<tr>
<td>CP</td>
<td>163</td>
<td>1,623</td>
<td>820</td>
<td>3,085</td>
</tr>
<tr>
<td>ATIP</td>
<td>365</td>
<td>18,359</td>
<td>7,024</td>
<td>3,401</td>
</tr>
</tbody>
</table>

Table 1: RPS system information
4.2 Properties and Verification Results

We used the Cadence SMV model checker to verify a Verilog model translated from an FBD program. Properties are inserted as a form of “\texttt{assert label: cond;}” between \texttt{always begin} and \texttt{end} in the Verilog model.

Properties to be verified were derived jointly by nuclear engineers and formal methods experts. In the RPS system, trip, i.e. reactor shutdown signal, is the most critical output. The trip output must be generated only when the trip condition is met. Otherwise, a safety hazard may occur. It is also essential that the reactor is not erroneously shut down to avoid substantial financial losses. Loss of public confidence in nuclear safety is another risk which is too great to quantify. Table 2 shows examples of properties which a module in BP must satisfy.

We verified the BP mostly on safety properties and found 10 distinct errors among 47 errors in total. Similar results were obtained when CP and ATIP systems, more complex than BP, were analyzed using \texttt{FBDVerifier}. Entire analysis took three man-months which is considered a short-time compared to similar analysis conducted previously.

Table 3 summarizes the verification results. We categorized detected errors into five categories according to their root causes. Errors in the \texttt{Incorrect logic} category are the most serious ones. Errors belonging to the \texttt{Ambiguous logic} category are potentially serious if certain environmental conditions are met. The \texttt{Incorrect FBD} category represents the cases where the FBD specification

<table>
<thead>
<tr>
<th>No.</th>
<th>Properties (in natural language)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>When the trip condition is satisfied, trip should occur.</td>
</tr>
<tr>
<td>2</td>
<td>When the trip release condition is satisfied, trip should release.</td>
</tr>
<tr>
<td>3</td>
<td>Trip set-point value should be in valid range.</td>
</tr>
<tr>
<td>4</td>
<td>When trip and pretrip did not occur, trip set-point and pretrip set-point should keep the specified difference.</td>
</tr>
<tr>
<td>5</td>
<td>When the processing value is in invalid range, range error should occur.</td>
</tr>
<tr>
<td>6</td>
<td>When the heartbeat of the other system is unsound, heartbeat error should occur.</td>
</tr>
</tbody>
</table>

Table 2: Examples of verification properties for the BP
is wrong while software design specification (SDS) written in natural language is correct. Errors of the category Incorrect SDS are the opposite cases.

Detected errors where a misused variable name (e.g. use of TRIP_LOGIC instead of _1_TRIP_LOGIC), incorrect operator (e.g. use of >= instead of >), missing range check, uninitialized values, inconsistency between natural language specification and FBD, or failure to remove temporary testing logic, etc. Most of these errors had not been detected with other V&V activities such as inspection, traceability analysis and safety analysis for RPS conducted by domain experts. The RPS system was subsequently updated to reflect corrections.

Although the overall FBD verification was successful, there were practical challenges we had to overcome. First, the RPS system has to process a large number of inputs and internal variables, and the state explosion problem occurred while model checking. When each of 18 trip modules in BP was subject to model checking separately, the state explosion problem occurred. In order to make verification feasible, we had to apply manual abstraction techniques. In some cases, a module had to be divided into several sub modules and model checking applied separately. Second, variable encoding, when translating to a Verilog model, posed another challenge. The range should be large enough to cover all feasible values a system might experience in operation yet small enough not to cause a state explosion. Such a constraint is an inherent limitation associated with the model checking technique. Whenever possible, we relied on automated range detection logic built-in to the FBDVerifier. In other cases, domain experts provided guidance to maintain valid ranges.

5. RELATED WORK

There have been many approaches to formalize existing PLC programs for the purpose of formal verification, validation, simulation and analysis (Bani Younis and Frey, 2003). However, model checking of PLC code is relatively new, and interactive analysis of counter-examples has received little research attention to date. In a toolset named PLCTOOLS (Baresi, Mauri, Monti and Pezze, 2000), FBD programs are modeled and described as High Level Timed Petri Nets (HLTPN) (Ghezzi, Mandrioli, Morasca and Pezze, 1991). PLCTOOLS supports validation of the design and code generation by using HLTPN, but it does not support formal verification such as model checking.

Vyatkin and Hanisch (2000) translated controller code in FBD format and the overall system organized in IEC 61499 (IEC61499, 2000) Function Blocks into Signal-Net-Systems (SNS) (Starke, 2000). On the combined model of a plant and controller modeled by SNS, model-checking is performed using the Signal/Event System Analyzer (SESA) (Starke and Roch, 2000) which is a model-checker for Signal-Net models. The main difference between our approach and the technique of Vyatkin and Hanisch (2000) is that our approach follows the IEC 61131 while their approach follows the IEC 61499. IEC 61499 is the newly adopted standard for distributed control systems and follows on from the IEC 61131 standard for PLCs (Vyatkin, 2007). Although IEC 61499 uses the same term “function block” as IEC 61131, the function block of each standard have different characteristics (i.e. terms are not yet fully harmonized). IEC 61499 defines the term generically in terms of a distributed, event-driven architecture, and IEC 61131 defines it in terms of the centralized, scanned architecture. There is no longer a sequential control function for interacting function blocks in IEC 61499 as it would be the case in IEC 61131 (IEC61499, 2000). The approach proposed by Vyatkin and Hanisch (2000) cannot be applied directly to our FBD program verification, and vice versa.

There are other Verilog HDL model checkers. CBMC (CBMC, 2008) checks Verilog for consistency with an ANSI-C program. VCEGAR (Jain, Sharygina, Kroening and Clarke, 2005) performs model checking on Verilog using the counter-example Guided Abstraction Refinement (Clarke,
Grumberg, Jha, Lu and Veith, 2003) framework. Verilog models generated from FBD programs in our framework can also be verified using other Verilog model checkers instead of the Cadence SMV. In order to support visualization of counter-examples from other model checkers, the current prototype of the FBDVerifier needs to be extended.

Several approaches to visualize SMV counter-examples were proposed (Smv2vcd, 2008; Goldsby, Cheng, Konrad and Kamdoum, 2006; Simmons, Pecheur and Srinivasan, 2000). The smv2vcd (Smv2vcd, 2008) converts SMV counter-examples into industrial standard format, Variable Change Dump (VCD). Generated VCD files can be viewed and analyzed by a wide variety of tools. To the best of our knowledge, VCD viewers do not support interactive analysis or monitoring expression function which are supported by the FBDVerifier. Theseus (Goldsby et al., 2006) visualizes counter-examples from SPIN (Holzmann, 2003) or SMV model checkers in terms of UML. They verify formal specifications generated from UML models and counter-examples are visualized on the state and sequence diagrams. Simmons et al. (2000) proposed the idea that the state transitions in the SMV counter-example are translated into a log file format that the visualization tool associated with the original high-level language expects. Both Theseus and the possible tool of Simmons et al. (2000) cannot be utilized in our work because our target language is FBD. None of the aforementioned counter-example visualization tools offer interactive variable slicing or monitoring expression function.

6. CONCLUSION
We proposed a formal verification technique for FBD which is a commonly used PLC programming language. We suggested the translation rules from an FBD program into a Verilog model and developed the FBDVerifier to automate the FBD verification framework and support visual and interactive counter-example analysis. We performed model checking for the Verilog models generated from industrial FBD programs and successfully found errors that other V&V techniques failed to detect.

Contributions of this paper follow: First, FBD program could be thoroughly verified by model checking using the FBDVerifier. Second, the FBDVerifier aids efficient analysis of counter-example generated by the Cadence SMV by providing functions such as counter-example visualization, declaration of monitoring expressions, and slicing. The FBDVerifier considerably reduces time and efforts necessary for analyzing why properties did not hold. Third, we conducted an industrial case study in which we verified the FBD programs of the KNICS APR-1400 RPS with the proposed method. Large and complex FBD programs were verified effectively in a short time, and found errors contributed to the improvement of the system safety. Domain experts were able to use the FBDVerifier without having to know much about model checking or temporal logic.

The current FBDVerifier receives only LDA file format used in pSET. We are extending the FBDVerifier to support other FBD storing formats such as XML. We have a plan to extend the FBDVerifier to support other PLC programming languages besides FBD. More systematic abstraction method instead of manual abstraction for the FBD verification is also a promising research topic.

ACKNOWLEDGEMENT
This research was partially supported by the National IT Industry Promotion Agency (NIPA) under the program of Software Engineering Technologies Development and also partially supported by the MKE (The Ministry of Knowledge Economy), Korea, under the ITRC (Information Technology Research Center) support program supervised by NIPA. Project names are NIPA-2010-(C1090-1031-0001), NIPA-2010-(C1090-0903-0004) and NIPA-2010-(C1090-1031-0003).
REFERENCES


VYATKIN, V. (2007): IEC 61499 Function blocks for embedded and distributed control systems design. ISA.


BIOGRAPHICAL NOTES

Eunkyoung Jee was a PhD candidate at the Korea Advanced Institute of Science and Technology (KAIST) when working on this research. She received her BS, MS, and PhD degrees in computer science from KAIST. Her research interest includes safety-critical software, software testing, and formal method. She is currently a postdoctoral researcher at the University of Pennsylvania.
FBDVerifier: Interactive and Visual Analysis of Counter-example in Formal Verification of Function Block Diagram

Seungjae Jeon received his BS and MS degrees in computer science at KAIST. He implemented the initial version of the FBD Verifier which contained Verilog translation logic and visualization feature for analyzing counter-example. He is currently employed as a software quality assurance member in Samsung Electronics. His research interest is program static analysis for embedded domain.

Sungdeok (Steve) Cha, corresponding author, is a professor in the College of Information and Communication at Korea University in Seoul, Korea. He is also the director of the Center for Engineering and Education of Dependable Software (CEEDS) at Korea University. Prior to joining Korea University, he was a professor in the Computer Science Division at KAIST from 1994 to 2008. His research interests include software engineering, software safety, and computer security. Cha received his BS, MS and PhD degrees in Information and Computer Science from UC Irvine.

Kwangyong Koh received the BS degree in Nuclear Engineering from Hanyang University in 2004 and the MS degree in Nuclear and Quantum Engineering from Korea Advanced Institute of Science and Technology (KAIST) in 2006. Since 2006, he has been a PhD student in Nuclear and Quantum Engineering at KAIST. His research interests include software safety analysis, model checking and formal specification and verification.

Junbeom Yoo is an assistant professor in Konkuk University’s Department of Computer Science and Engineering. His research interests include requirements engineering, safety analysis and formal methods. Yoo has a PhD in computer science from the Korea Advanced Institute of Science and Technology in 2005.

Geeyong Park received the MS degree (1992) and PhD degree (1996) in nuclear engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea. From 1996, he was involved to the Instrumentation & Control and Human Factors division of Korea Atomic Energy Research Institute (KAERI). His research interests cover software safety analysis, reliability and security analyses of nuclear digital systems, software verification and validation, control and monitoring of nuclear systems.
Poonghyun Seong is currently a professor in Nuclear Engineering at KAIST, Korea. He received his BS degree from Seoul National University in 1977, MS and PhD degrees from MIT, USA in 1984 and 1987, respectively. He worked for the Agency for Defense Development as a research scientist from 1977 to 1982. He also worked for AT&T Bell laboratories from 1987 to 1991. He joined KAIST as a professor in 1991. His research interest includes Nuclear Power Plant I&C and Human System Interactions.

Poonghyun Seong